Abstract. A unified framework is developed for the study of asynchronous circuits of both gate and MOS type. A basic network model consisting of a directed graph and a set of vertex excitation functions is introduced. A race analysis model, using three values (0, 1, and X), is developed for studying state transitions in the network. It is shown that the results obtained using this model are equivalent to those using ternary simulation. It is also proved that the set of state variables can be reduced to a minimum size set of feedback variables, and the analysis still yields both the correct state transitions and output hazard information. Finally, it is shown how the general results above are applicable to both gate and MOS circuits.
Introduction
The theory of asynchronous networks had its beginning in the 1950s with the work of Huffman [ 131 and Muller and Bartky [ 17, 181 . Huffman used what we will call the feedback-delay model where a set of feedback variables represents the state of a circuit. These variables correspond to a set of wires with the property that cutting them would break all the loops in the circuit. With this set of state variables Huffman used a binary race model to analyze state transitions. By a race we mean any state in which two or more state variables are unstable-they are competing to "win" the race, that is, to change value. A race is said to be critical if the circuit can end up in different (nontransient) states depending on which state variable changed first in the race. The assumptions made about the delays in the circuit and the mechanism for determining the outcome of a race constitute the race model. Muller and Bartky used what we call the gate-delay model, where the outputs of all the gates constitute the state variables, and a binary model to analyze races. Huffman's race analysis is rather informal, whereas Muller's is formally defined. Both models use what has been later called the general multiple winner (GMW) model, in the sense that the delays are arbitrary and any nonempty subset of the set of unstable gates is allowed to change. Usually, the minimum number of feedback variables is much smaller than the number of gates; consequently, the feedback variable model has been, and continues to be, quite widely used.
Although the feedback-delay model gives the correct stable states, the state transitions predicted by this model are not always correct. These observations were made quite early [ 13, 161 , and various types of hazards were then used in an attempt to explain these discrepancies. A circuit is said to contain a hazard if there exists some combination of values of stray delays that will produce a spurious pulse during some input change. If such a pulse is present, the circuit may end up in a state different from that predicted by a model in which such a pulse is ignored. For a detailed discussion of this approach the reader is referred to the book by Unger [20] . Roughly speaking, one first obtains a flow table using the feedback variables. This is a table listing the stable states of a network and transitions among such states. The stable entries in this table are correct, but one has to perform a series of corrections to the unstable entries if certain hazards are present-not a very attractive theory. An even stronger reason for not using such a theory is Langdon's example [ 141, which demonstrates that different sets of feedback variables may lead to different flow tables, and these differences cannot be accounted for by any known hazards. Thus, the feedback variable approach does not quite tit.
In view of these difficulties with the feedback variable approach, a return to Muller's gate-delay model, using gate outputs as state variables, seemed necessary. This approach was advocated, for example, by Langdon [ 141, but still with binary race models. Precise mathematical formulations of such race models were developed by Brzozowski and Yoeli [S, 91. In particular, they formalized the GMW race model. We return to binary race models shortly.
In the mid-1960s ternary models were introduced for the analysis of races and hazards in asynchronous gate circuits [ 11,2 11 . In particular, Eichelberger proposed a ternary simulation of a circuit using a third value, X, denoting an intermediate or unknown signal. His method can be used to predict state transitions and detect certain types of hazards called static. Since the algorithm is quite efficient, it has been widely used. Unfortunately, some discrepancies were noted between the results predicted by ternary simulation and those predicted by the binary analysis [ 1, 91. Again it seemed that the theories did not quite fit. A detailed discussion of these problems was presented by Brzozowski and Yoeli [9] , who also conjectured that the theories would tit if one used not only gate outputs but also wire signals as state variables-the gate-and wire-delay model. This conjecture was finally proved by Brzozowski and Seger 171. Thus a fit has been found between ternary simulation of a network using the gate-delay model and the binary GMW analysis of the gate-and wire-delay model. The proof of this result is quite involved.
In the last decade the digital circuit technology has undergone tremendous changes and MOS circuits have become widespread as a result of the VLSI revolution. In some ways these circuits resemble relay contact circuits more than gate circuits, and it has been recognized that the theory based on gates is no longer adequate for some aspect of MOS circuits. To remedy this, switch-level models like that of Bryant [3] have been developed. In the MOS technology it appears necessary to introduce an intermediate x value in order to properly describe states in which the output is neither 0 nor 1. Bryant [2] adapted Eichelberger's ternary simulation to switch-level MOS circuits, but justified the use of this technique only by examples. Lengauer and Naher [ 151 defined a sort of race analysis model for MOS circuits that uses the three values 0, 1, and X, and proved that this race model corresponds exactly to ternary simulation, thus providing a mathematical justification for its use. At this point it appeared that the theory of MOS circuits was diverging from that of gate circuits, and that the latter would cease to have much significance.
In this paper we develop a theory where everything tits. First, we abstract the properties of both gate and MOS circuits, and each such circuit is represented as a mathematical asynchronous network consisting of a directed graph with an associated set of vertex excitation functions. Second, we define a new race model, called the extended multiple winner (XMW) model, which incorporates the multiplewinner aspect of the GMW model and the third x-value used by Bryant, and Lengauer and Naher. Third, we show that the use of feedback variables is completely correct in this race model, not only for predicting state transitions, but also for static output hazards. Fourth, we prove that the results of the XMW analysis of an asynchronous network correspond exactly to those of the ternary simulation of the network. This proof is quite natural and substantially simpler than that relating ternary simulation to the GMW analysis.
The results have the following applications to gate circuits. Let N be the gatedelay model of a circuit, let N be the feedback-delay model, and fi the gate-and wire-delay model. The following theorem, proved in Section 7, summarizes the theory:
The following analysis techniques are all equivalent for gate circuits from the point of view of nontransient state behavior and static output hazards:
( 1) GMW analysis of I% (2) XMW analysis of (a) fi, (b) N, and (c) fi. (3) Ternary simulation of (a) #, (b) N, and (c) i%
For MOS circuits we adapt the switch-level models of [ 31 and [ lo] and introduce a node-delay model, that is, we associate state variables with all internal nodes. We present several alternatives for calculating node excitations; these represent different design philosophies for CMOS and NMOS circuits. Let N be such a model; let lir be the same model reduced to feedback variables; and let A be the node-and transistor-delay model where state variables are associated with both nodes and transistors. Our results are summarized in the following theorem proved in Section 9: THEOREM 6. The following analysis techniques are all equivalent for switch-level circuits, using any one of the node excitation models described in Section 8, from the point of view of nontransient state behavior and static output hazards:
(1) XA4W analysis of: (a) fi, (b) N, and (c) fi. Although this work settles many previously open problems, further work remains to be done. One serious difficulty with both the XMW model and its efficient ternary simulation is that the model permits arbitrary delays and is consequently overly "pessimistic," rejecting many designs that are acceptable in practice. Thus, more realistic race models need to be developed. The results of the present paper constitute a consistent framework in which such problems can be studied.
The paper is structured as follows. Section 2 contains the definition of the graphtheoretic model of asynchronous networks and Section 3 describes the XMW race model for these networks. Section 4 contains the description of the ternary 23 simulation algorithm for our network model and Theorems 1 and 2 which establish the correspondence between the basic XMW analysis and ternary simulation. The main result of Section 5 is Theorem 3 which establishes the correctness of the feedback-delay approach. Output hazards are considered in Section 6, where it is summarized in Theorem 4 how static hazards are detected by ternary simulation. The general unified theory of Sections 2-6 is specialized to gate circuits in Section 7. Section 8 contains a description of switch-level models and a detailed discussion of various options available for the definition of excitation functions for MOS circuits. In Section 9 we specialize the results of Sections 2-6 to MOS circuits. Finally, Section 10 concludes with a brief discussion of further work required.
Asynchronous Networks
A rather general concept of a network is introduced in this section. As will be shown later, this model provides a common framework for representing both gate networks and switch-level MOS networks. We use the convention that x, y, and z denote vectors of state variables, whereas xi, yi, and zi denote single components of the vectors. Similarly, a, b, c, and d denote particular constant vectors of state variables, and ai, bi, c;, and di denote their components.
Let (0, 1) be the set of the two usual binary values, and let T = (0, 1, x Vertices 1, . . . . n are all of indegree 0, and are called input vertices. Vertices n + 1 -* 9 m are function vertices and are all of indegree 2 1. The excitation function 0; an input vertex j is the function Yj: T + T defined simply as Yj = Xi. For a function vertex j the excitation function is a ternary function 5: T4 + T, where dj denotes the indegree of vertex j. An edge (i, j) E E shows that yj is a function of yi. Thus, for a function vertex, Yj depends only on some subset of ( yl, . . . , y,,,).
The ordered pair (x, y), x E T", y E T", is called the total state of N. For notational convenience, we treat an excitation function Yj as a function of the total state of N, that is, we write Yj(X, y).' The vertex .variable yj is interpreted as the present state of a vertex, whereas the excitation function Yj(X, y) computes the value to which the vertex is trying to change, when the present input is x and the present state is y.
In the examples throughout the paper we use the three ternary functions defined in Figure 1 . In fact, these functions are natural ternary extensions of their Boolean counterparts: OR, AND, and complement. More will be said about this later.
To illustrate the definition of a network consider The following fundamental assumption is made about the excitation function of any network N:
This is a monotonicity property of the excitation function that is consistent with our use of the value X. Basically, if the total state is more uncertain, the excitation cannot become less uncertain. No other pairs are related by R,. The reader can easily verify that R, is a transition relation, as defined in Section 2.
There are three basic ideas behind the XMW model. First, it is assumed that the input remains fixed after each change until the network has a chance to "stabilize." This corresponds to the fundamental-mode operation assumption of [ 161. Second, the past history is completely ignored in the sense that all unstable vertices have the same chance of "winning" a race no matter when they entered the race. Third, any unstable vertex with a binary present value may take on the intermediate value X.
The XMW analysis of the network N, of Figure 2 is shown in Figure 3 , where it is assumed that the network is started in the stable state (ci, b) = ((0, 0), (0, 0, 1, 0)) (we write (00, 0010) for short) and that the input changes to a = 10. Only those states that are reachable from 0010 are shown. Unstable states are shown subscripted; the subscript denotes the value of the excitation function for that vertex. For example, 0,010 indicate that vertices 2, 3, and 4 are stable and that vertex 1 is unstable with the excitation 1.
The following proposition about the XMW relation is used later and can be easily verified. The concept of a transient cycle is introduced in order to capture the fact that delays cannot be infinite. This concept is very similar to the definition of a transient cycle in the GMW model [9] (which will also be considered later), except for one important difference. The basic idea is to call a cycle transient if there is some vertex that is unstable in all the states of the cycle and has the same value in all these states. However, this definition is slightly too restrictive as the following example shows. Suppose we have a cycle like 0,x0 + loxI + 0,x0, etc. Note that the vertex with the value X is unstable in all the states and has the same value in all the states. However, since the excitation of that vertex oscillates between 0 and 1 it is reasonable to assume that such a cycle can persist indefinitely. Because of this, the definition of a transient cycle in the XMW model is somewhat more complicated than the corresponding idea in the GMW model. The set out@,, b) is the outcome of the XMW analysis of the behavior of N when started in total state b, in the sense that it consists of all the states N can be in, under nontransient conditions. To illustrate the concepts above, consider Figure 3 . There is only one cyclic state, namely 1001. Since this state is stable, the cycle is nontransient. Thus2 out&,, 00 10) = ( 100 1). A more complicated example is provided by the network N2 specified by the following excitation functions:
Let (ci, b) = ( 1, 100) be the initial stable state and let the new input be a = 0. The states reachable from 100 are shown in Figure 4 . There are the following cycles:
None of these cycles are transient, and hence the outcome is out(Rl), 100) = (000, 001, 010, 011, 0x0, 00x, 01x, 0x1, Oxx).
To illustrate the concept of a transient cycle, consider the network with the excitation functions: 4. Ternary Simulation A ternary simulation of binary networks has been proposed by Eichelberger [ 111. Algorithms A and B described below are an adaptation of his work. Let N be a network, ii E T" be an input vector, and b E T" be such that (6, b) is a stable total state. Furthermore, let a E T" be a new input vector and a = lub(b, a). Algorithm A is defined by: PROOF. We claim that yh R, yh+' for 0 5 h < A. Note that there is a vertex variable yi for each input variable Xi, i = 1, . . . , n. In Algorithm A, if yp # y,', for some 1 I i I n, then & # a;. Thus, in the XMW model, vertex i is unstable and can change to X. It therefore follows that y" R, y '. For h > 0, the first n components of the state can be held fixed at the value a. Then, for n + 1 5 j I m, yjh+' = W, Y") = Wa, yh). PROOF. Since y" = b, y" R,* yA, z" = yA, and z" R,* zB, we have that b R,* zB. Also (a, zB) is a stable total state; hence zB E out(R,, b) and zB 5 lub out(R,, b). To prove that zB I lub out(R,, b) we show that zh 2 lub out(R,, b) for h 2 0, by induction on h. Figures 5 and 6, respectively. Note that, in both cases, yA is equal to the lub of all reachable states, and zB is equal to the lub of the outcome of the XMW analysis.
Reduced Networks
It is proved in this section that the XMW and ternary analyses can be applied to a much smaller network and still give the same amount of race information. It is first shown how to transform a network so that the dependence of a vertex on another vertex can be removed in certain cases. Let N = ( V, E, x, y, Y) be any network. Assume that (p, q) E E, p > n, p # q, and that (p, p) 4 E, that is, that q is a function vertex whose excitation function depends on the value of another vertex p, where p is a function vertex and does not have a self-loop. Now, let fl be the network: n = (V, E, x, y, P), where E = E U ((i, q):(i, p) E E) -((p, 4)). Also, 5(x, y) = 5(x, y) for all j # q and ~Jx, y) = YJx, (yl, . . . , ypel, Yp(x, y), Y~+~, . . . , y,,J). The transformation is performed to remove the dependence of vertex q on the value of vertex p. Note that only edges from function vertices can be removed. A typical transformation to remove vertex q's dependence on the value of vertex p is shown in Figure 7 , that is, we want to remove the *-marked edge. Assume that in N we have Yp = (yaybyq)' and Y, = ybycy,. Therefore, vertex q depends on vertex p (hence, the edge from p to q). Moreover, vertex p does not have a self-loop and is also a function vertex. In this case we get Fq = yb yC( ya yb y,)', which can be simplified to yq = y: yb y, + yb y& + yb yC y; . Note that, since the COmpOSitiOn iS performed for ternary functions, the term yby; yC in Fq cannot be removed. Note also that the vertex q gets a self-loop by this transformation.
We now prove, by a series of lemmas, that the ternary simulation yields identical results for N and fl. LEMMA 1. The result yA of Algorithm A for network N is equal to the result y' of Algorithm A for network N.
PROOF. Assume N and Rare started in the stable total state (6, b) and that the input changes to a. Let a = lub (Li, a). Now, let y", f', . . . , yA and y", y', . . . , yA be the results of Algorithm A for m and N, respectively.
First, if the excitation of vertex p never differs from the state of vertex p, the lemma holds trivially. Otherwise, assume that the excitation of vertex p differs from the state of vertex p for the first time at step r, r 2 0. From the definition and the monotonicity of Algorithm A, we can conclude that PROOF. The reduction process can be viewed as a two-step process. First, as many edges as possible are removed by using the above reduction procedure. Second, when no more edges can be removed, all vertices with outdegree 0 are removed, yielding the network N. It is sufficient to show that, for any cycle in N, at least one function vertex of the cycle will remain in &. This follows trivially from the fact that removing an edge in a cycle using the reduction procedure will only shorten the cycle. Eventually, one of the vertices of the cycle will have a selfloop and no further reduction can be made. Since a vertex with a self-loop has outdegree rl, it will not be removed. Hence, it follows that at least one function vertex of every cycle of N remains in &, thus forming a feedback vertex set. Cl
The converse, that is, that, for any feedback vertex set F of N, one can find a reduced network fi such that the set of function vertices is identical to F is treated in the following proposition. PROPOSITION 5. Given any feedback vertex set F for a network N, there exists a reduced network I\j such that the set offunction vertices of fi is equal to F.
PROOF. We show how to transform the network in such a way that after the final transformation all function vertices not in F have outdegree 0. This is accomplished by systematically removing every outgoing edge from each function vertex not in F. We achieve this by "marking" the vertices not in F by using the following variables. The set Mh will contain all function vertices not in F that have outdegree 0 at step h, and the variable ah will denote the currently "active" vertex, that is, the vertex whose outgoing edges we are currently removing. Before we describe the algorithm, we need the following definitions. Let F be the set of Given Nh, Mh, and ah, if Mh = F, then I\j is formed by removing all vertices in Mh from Nh and all edges incident to these vertices. Otherwise, there are two cases to consider. If ah 4 Do(Nh), then let ah+' = ah. Otherwise, let ah+' be any vertex in F with nonzero outdegree, that is, ah+' = i for any i E P and i 4 Do(Nh). Now pick an edge (cx~+~, j) E Eh and remove it by the transformation described in the beginning of this section, Let Nh+' be the network so obtained. Finally, let Mh+' = F n Do(Nh+').
It follows trivially that, if the algorithm terminates, l\j will satisfy the conditions of the Proposition. Hence, we only need to verify that the algorithm is well defined and that it will always halt.
We first prove that, if the algorithm does not terminate at step h + 1, then Nh+l , Mh+', and ah+' are well defined. To verify this, we must show that the edge (a h+', j) can be always removed, that is, that ah+' cannot have a self-loop. Since ah+' 4 F this result follows immediately if we can show that F is a feedback vertex set for N", h 2 0. We show this by induction on h. Since F is assumed to be a feedback vertex set for N, the result follows trivially for h = 0. Assume edge (a hc',j) is removed from Nh to form Nh+'. Let pre(ah+l) = (k: (k, ah+') E Eh] be the set of predecessors of the vertex ah+' in Nh. Note that since CY~+' 4 F and, by the induction hypothesis, F is a feedback vertex set for Nh, we must have that ffh+' 4 pre(Lyh+' ). Note also that any edges added by the procedure for removing edge (ah+', j) will all be of the form (k, j) for k E pre(cuh+'). In other words, the transformation to remove edge (ah+' , j) simply provides a short cut for any path that previously went through ah+'. Suppose now that, after the induction step, F is not a feedback vertex set for Nh+'. This means that one of the edges, say (i, j), that has just been added belongs to a feedback loop f and all the vertices in the loop are in i? This implies that there is a feedback loop in Nh that is the same asf except thatthe edge (i, j) is replaced by the two edges (i, ah+') and (ah+', j). Since ah+' is not in F this feedback loop contradicts the induction hypothesis that F is a feedback vertex set for Nh. Hence, the induction step goes through and the claim follows.
To verify the algorithm always terminates, we show that an edge that is removed can never be reintroduced, that is, the algorithm will produce at most O(m2) partially reduced networks before halting. This follows trivially from the following observations. First, while we are working on a vertex i, no edge leading out of vertex i can be introduced by the transformations. Second, we do not "leave" a vertex until its outdegree is zero. Thus when we do leave a vertex, it is not a predecessor of any other vertex; hence no edge leading out of this vertex can be reintroduced. Cl
We are now ready to state and prove the main result of this section. For simplicity, a reduced version of N will be called a feedback vertex model of N. The theorem states essentially that an XMW analysis of a feedback vertex model of N is sufficient, that is, that it is not necessary to include all the vertices of N'in a race analysis. This is a result that contrasts radically with the "classical" binary race models, where a feedback variable analysis (even if augmented with a hazard analysis) is not always correct (e.g., see Eangdon [ 141). PROOF. By Theorem 2 it follows that ternary simulation can be used instead of the XMW analysis, since the result of ternary simulation corresponds exactly to the lub of the outcome of the XMW analysis. Furthermore, Lemmas 1 and 1 D together show that ternary simulation yields the same result for N and n, when only one edge has been removed. It now follows, by induction on the number of times the reduction process is carried out, that ternary analysis yields identical results for N and N, where N is the reduced network. (Clearly, the removal of vertices with outdegree 0 does not change the result of ternary simulation.) Finally, by Proposition 5, we know that, given a feedback vertex set, we can construct a reduced network with exactly that set as the set of function vertices. 0
In order to analyze a network as fast as possible it would appear desirable to have the smallest number of vertices in the reduced network. It is well known [ 121 that the problem of finding a minimum size feedback vertex set is NP-complete; hence the best we can hope for (assuming P # NP) is an approximation algorithm. However, it is not necessarily optimal to find a minimum size feedback vertex set and reduce the network down to this set. It is not difficult to find examples in which the cost of ternary simulation of a reduced network is higher than the cost of ternary simulation of the original network. The opposite is also possible. For example, the new excitation functions can be sometimes drastically simplified, leading to a reduced network that is substantially more efficient to simulate than the original network. (Modeling a combinational static CMOS circuit in a switchlevel model is a good example of the latter case.) Hence, the questions of whether to reduce a network or not, and how much reduction should be done, must unfortunately be decided according to some heuristic. (The answer will also depend heavily on implementation details.)
The ideas above will now be illustrated by examples. Consider network N, of Figure 2 . A possible feedback vertex set is (3). Using the approach described above we get the reduced network ni, of It is easy to see that we cannot remove any other edges, and that vertices 4 and 5 constitute a minimum-size feedback vertex set. However, f4 can be.simplified to p4 = yl. Here the edge (4, 4) , indicating that the excitation of vertex 4 depends on the value of vertex 4, can simply be erased. Note that vertex 4 did depend on its own value in the original network. After the edge (4, 4) has been erased, the edge (4, 5) can also be removed. If we then remove the vertices with outdegree 0, we obtain network &, shown in Figure 12 , with excitation functions:
ii, = Xl, i;;=y1+ys.
Reductions below a minimum-size feedback vertex set, such as the one described above, may be possible because some of the excitation functions may become degenerate. On the other hand, the feedback vertex set reflects only the structure of the graph. It can be easily verified that the reduction that uses functional degeneracies to remove self-loops is also valid, in the sense of Theorem 3. Unfortunately, the problem of determining whether a ternary function depends on a particular variable is NP-complete in general. (This can be verified by transformation from Boolean satisliability). 
Output Hazards
In the previous sections we were concerned only with the nontransient behavior of a given network. We concentrated on the detection of critical races and oscillations, but did not consider hazards explicitly. In fact, the XMW analysis does take into account implicitly all possible hazards associated with the vertex variables, when determining the nontransient outcome of a transition. Thus, if one is only interested in the nontransient behavior of a network, it is sufficient to find the outcome using the XMW analysis, or preferably the equivalent ternary simulation, and no further analysis is required. However, the network being analyzed is often a part of a larger system. In such cases, some subset of the vertices may be "visible" to the rest of the system. We call such vertices output vertices. When output vertices are present, there is a new problem. Consider, for example, an output vertex that has the value 0 initially, and also in all the states of out(R,, b). It is quite possible that the vertex has the value 1 or x in some of the transient states during the transition. Such short pulses must be detected, since they may cause unwanted state changes in the rest of the system controlled by this output vertex. In this section we formally define the notion of output hazards, and also give methods for detecting them. We also show that the same information may be obtained from a reduced network. Assume that a network N is started in the stable total state (ci, b) and that the input changes to a. We say that there is a static l-hazard on an output vertex i for the transition L$ + a iff b; = 1, cj = 1 for every state c E out(R,, b), and there exists a state d such that b R,* d and di # I. A static O-hazard is defined similarly.
The following theorem shows how the results of ternary simulation can be used to detect static output hazards [ 11, 2 11. In connection with static hazards, one may ask whether all timing problems can be detected by an XMW analysis of a network. In particular, can wire delays, that is, delays associated with the edges, create new timing problems? One can account for wire delays in our model by simply inserting a "delay vertex" in each edge; the excitation function of such a vertex is the identity function. It is easily verified that the network with wire delays yields the same results. First, by Theorem 4, ternary 37 simulation can be used instead of an XMW analysis for the detection of static hazards. Furthermore, by Lemmas 1 and 1 D in Section 5, the dependence on a function vertex without a self-loop can be removed without affecting the ternary simulation. In particular, the dependence on a delay vertex can be so removed. By induction on the number of wire delays in the network, it follows that a network without wire delays has the same static output hazards as a network with any number of wire delays added.
As shown in Section 5, it is sometimes advantageous to reduce the original network to a feedback vertex network. However, the reduction described in Section 5 does not take care of output vertices. There are two solutions to this problem. The first alternative is to change the reduction procedure in such a way that output vertices are never removed. Unfortunately, this may lead to a substantially larger network. The other alternative is to perform the analysis on a feedback vertex model, and then recreate the output values and transitions using the results obtained from the feedback vertex model. We are going to focus on this second alternative. Note however that the first alternative can be viewed as a special case of the second approach (the reduction is simply not carried out as far as possible and the output functions are trivial).
In the sequel, we assume that Nis a reduced version of some network N. Without Since v is a feedback vertex set, the procedure is guaranteed to halt with an output function that depends only on input nodes and feedback vertices. (As usual, the final function Oi can be simplified using the laws of the ternary algebra.) The following result, stating that the values of the feedback variables uniquely determine the output values, is easily verified. PROOF. This follows from the fact that (a, b) is a stable total state, that is, bj = q(a, b), and from the construction of 0;. Cl Proposition 6 together with Theorem 4 gives us the following method of analyzing a network N. First, reduce the network as much as desirable to N. Also, compute the output functions. Use ternary simulation to get the two state vectors yA and iB. Evaluate the output functions for d, jrA, and iB. The results are interpreted as in Theorems 2 and 4. Hence, both the outcomes of the transitions and potential static output hazards are correctly computed.
Gate Circuits
It is shown in this section how gate circuits can be analyzed using the framework established in the previous sections. The correspondence between a gate circuit and the graph model is very natural, as described below.
Given a gate circuit with n external inputs, the graph N is formed in the following way: There is an input vertex for each input variable to the gate circuit and a function vertex for every gate. There is an edge between vertex i and vertex j iff the gate j has at least one of its inputs connected to the output of gate i if i > n, or to input Xi if i I n. Note that there may be more than one wire between two gates in a circuit, whereas in N we have at most one edge. This will affect the function associated with each node. Given any Boolean function f: (0, 1)' + (0, 1) the ternary extension f offis defined as follows. For any z E T', f(z) = lub(f(z):z E (0, lj', z I z).
The ternary extensions of OR, AND, and complement functions were shown in Figure 1 . Two steps have to be carried out to compute the ternary function associated with the function node i. First, the ternary extension of the original Boolean gate function must be computed. Second, the input variables are identified with the output vertex feeding them. Consider, for example, the gate circuit G, of Figure 13 consisting of a 2-input XOR (exclusive OR) gate, with both inputs fed by a single inverter. The ternary extension of the XOR gate is c'd + cd ', where c and d denote the two inputs. Identifying the inputs and simplifying according to the ternary algebra gives the excitation functions:
Note that the last excitation function is not identical to 0.
In classical race models the basic assumption is that gates can only be in the states 0 and 1, and that transitions from 0 to 1 or from 1 to 0 are instantaneous. However, it is reasonable to assume that a transition takes a nonnegligible amount of time, and may go through an intermediate voltage. Some gates connected to the node with an intermediate voltage may interpret this voltage as a 1, whereas others may interpret it as 0. The x value introduced in the XMW model, captures this uncertainty. Also, the fact that all transitions in the XMW relation are allowed to go through x handles slowly changing gates.
It is interesting to compare the results of the previous sections with earlier results concerning gate circuits. The classical transition model, used when no assumptions are made about the delays in the circuit, is the General Multiple Winner (GMW) model [9] . The GMW transition relation is very similar to the XMW relation, except that all the states are assumed to be binary. Otherwise, the two models are identical, that is, any nonempty subset of the unstable gates can change to their excitation values.
Let fi denote the network obtained from a network N by adding a delay element in every wire. We have the following result for gate circuits. 
Switch-Level Circuits
Switch-level models are frequently used for simulating MOS VLSI circuits. In switch-level models each transistor is viewed as a switch that can be turned on or off by the signal on the gate of the transistor. The first formal switch-level model was introduced by Bryant [3] for general MOS circuits. Specializations of such models to CMOS circuits were described in [lo] . In this section we show how the models of [3] and [lo] can be adapted to our framework. The notation is modeled after [lo] .
An s-graph (S for switch) is a finite, undirected, labeled graph with: The edges represent the transistors in the circuit, whereas the nodes represent the connection points. A superscript P on an edge label indicates that the transistor is P-type; a superscript N denotes an N-type transistor. Following [3] , we define a channel-connected subnetwork to be a subgraph 3 of the S-graph such that there is at least one path that does not go through a supply node between any two internal nodes in si. Except for the supply nodes, the channel-connected subnetworks are disjoint.
A (ternary) input-key state is an assignment of 0, 1, or x to each input letter and each key letter. Similarly, a total state of an S-graph is an assignment of 0, 1, or x to each input letter and to each internal node. A path in the graph consisting of only P-transistors is called a P-path. An A property of CMOS circuits that many switch-level models fail to capture is the fact that a P-transistor conducts a l-signal well, but a O-signal rather poorly. Similarly, an N-transistor conducts a 0 well, and a 1 poorly. For this reason, we must distinguish between P-, and N-paths. We do this by introducing two sets of path functions. For an internal node i we define the ternary path functions: The corresponding path functions gio and tie are defined in a similar way. (Note that certain types of paths, for example, "self-dependent" paths [lo], may be disregarded to model the circuit behavior more accurately.) The path functions can be computed in a number of different ways. One possibility is to enumerate all possible paths and then identify the different paths. However, a more efficient method is to use a "signal flow graph" approach, similar to the procedure for converting a finite automaton to a regular expression [6] . This approach can be viewed as solving a set of linear equations with a somewhat modified version of Gaussian elimination. For more details, the reader is referred to [4] and [5] where this approach is analyzed for different graphs and is applied to switch-level simulation.
Consider the CMOS circuit C, of Figure 14 (a). The corresponding S-graph is shown in Figure 14(b) . (The input and key node naming convention has been ignored in order to simplify notation.) Note that C, consists of two channel-connected subnetworks. For the internal node a, it is easy to verify that, gal = ta, = A', and g,o = t,o = A. (Note that we are using the ternary OR, AND, and complement as defined in Section 2.) Furthermore, the path functions for node c are:
gc, = Q'B', t,, = g,, + AB', gco = Q + AB, tco = gco + Q'B. In general, ti, must always be of the form gil + fil for some functionf;, . The same holds for tie.
Let Y, denote the node excitation function of the internal node i. There are several ways to use the ternary path functions to compute this function. However, before we describe these models, we prove the following proposition for later use. The excitation models defined below use the same basic concept. The node excitation function Yi will always be of the form: fi + (fi + fo)'~. Intuitively, fi denotes the conditions under which Yi should be 1, and f. gives the conditions under which Yi should be 0. In view of Proposition 7, we immediately simplify these expressions to the form5 tof6X.
The first two models are:
, yields a binary output iff there is a "good", that is, definite, P(N)-path to l(0) and no path whatsoever to 0( 1). Furthermore, whenever there is a "fight" (i.e., both a path to 1 and a path to 0), whenever there is only a weak path to 0 or 1, or whenever the node is isolated (i.e., there is no path to 1 and no path to 0), the node excitation is X. This is a very restrictive model and captures stringent design rules for combinational static CMOS circuits. The second model is more traditional and corresponds to a special case of the model in [3] .
Here there is no distinction at all between P-and N-transistors, and we have Y = 1 (0) iff there is some definite path to 1 (0) but no path to 0 (1). Consider the CMOS circuit C, of Figure Note that a substantial amount of reduction has been performed above in order to get the final expressions. However, all simplifications consist of sequences of fairly simple steps, and can be carried out by a program. Also, even if the cost of doing the simplification is substantial, this is a preprocessing step which is done only once. The efficiency gained in the simulation phase should justify the preprocessing.
The above node excitation functions fail to capture the fact that there is a certain amount of capacitance in MOS circuits. In particular, the key nodes can have a fairly large capacitance associated with them; hence, there is a certain amount of "memory" in each key node. The case when there is only one key node in every channel-connected subnetwork, can be handled in a very straightforward way. The basic assumption is that a 1 (0) stored on a key node can only determine the excitation of that node, if the node is completely isolated from 0 (1). One can verify that the following models do take this into account. When there is more than one key node in each channel-connected subnetwork, a more complicated node excitation function must be used. This is because the charges stored on the nodes may interact with each other, and charge can "spill over" from one node to another causing the excitation to become undefined. To handle this charge sharing we need path functions for the paths between any two key nodes i and j in the channel-connected subnetwork. We call such a path function t;j for consistency. It is defined like tie and t, ,, that is, tc = 1 if there is a definite path from node i to node j; tii = 0 if there is no definite nor indefinite path from i toj; and to = X, otherwise, that is, if there is no definite path but there is an indefinite path from node i to node j. It is easy to verify that one can disregard all paths that go through the nodes 1 or 0, simply because such paths will show up in tie and tit and "override" the charge sharing path. Note that this is essentially what Bryant [3] It is easy to derive similar node excitation functions for the other basic CMOS node excitation functions. In the above discussion only the key nodes were assumed to have memory. Furthermore, it was assumed that all key nodes have the same "size". A common technique in MOS circuits is the use of precharged lines. In such circuits, certain nodes are designed with a substantially higher capacitance. This can be modeled as if these nodes had "greater size" than normal nodes. Furthermore, transistors may have different "strengths" (conductances). We do not derive node excitation functions for such cases, but the interested reader is referred to Bryant's work [4, 51. Here it suffices to say that, using the MOSSIM model [3] and the procedure described in [4] and [5] , one can derive ternary functions for the node excitations. Using this approach, not only CMOS, but also NMOS circuits can be handled.
Network Model for MOS Circuits
It is shown in this section how the different switch-level models described in the previous section can all be handled by the framework established earlier. There is one input vertex for every input letter in the s-graph. Furthermore, there is one function vertex for each internal node in the S-graph. The excitation function associated with a function vertex is simply one of the node excitation functions described in Section 8. (It is easy to verify that ah node excitation functions of On the other hand, if the node excitation function lM is used, we get the network N6 of Figure 15 In the model above, only the input letters and the internal nodes have state variables associated with them. There are several natural ways to modify this model. First, we can associate a state variable with each internal node and with each transistor. The excitation function for a transistor is trivial: For an N-transistor i, controlled by node yj, the excitation is Y; = yj; similarly, for a P-transistor i, controlled by yj, Yi = yJ' . We call such a network N. Second, it is possible to apply the reduction procedure of Section 6, and obtain a reduced network N. Naturally, combinations of these ideas are also possible. The following theorem summarizes the results concerning simulation of switch-level circuits. THEOREM 6. Thefollowing analysis techniques are all equivalent for switch-level circuits, using any one of the node excitation models described in Section 8, from the point of view of nontransient state behavior and static output hazards: Returning to our examples, we apply the reduction method to remove the function vertex 3 from networks N5 and iV6. We obtain the networks ti5 and fie of Figure 
Conclusions
We have developed a general framework for the analysis of asynchronous circuits. We have shown how both gate circuits and switch-level circuits tit into the framework. (The interested reader can easily verify that the framework can also handle relay circuits.) Using the framework, we defined a transition relation based on the assumptions that delays are inertial, unknown, but finite. It contrast to classical binary race models, the XMW analysis gives the same results even if only a feedback vertex set of state variables is used. The XMW analysis is exponential in the number of state variables. However, ternary simulation can be used to efficiently compute the outcome of the XMW analysis. Hence, race detection and hazard detection in the XMW model can be done in polynomial time.
Unfortunately, the XMW transition relation is "pessimistic," in the sense that it will detect timing problems that are highly unlikely to occur in practice. One example of a more optimistic model is the almost-equal-delay (AED) model [8, 191 . This model rejects certain outcomes of the GMW model as very unlikely; in fact, it is probably too optimistic for most applications. Nevertheless, we feel that this work represents a step in the right direction, and that more realistic models can be developed. The results of the present paper constitute a consistent framework in which such problems can be studied.
